(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization International Bureau



(43) International Publication Date 20 December 2001 (20.12.2001)

PCT

(10) International Publication Number WO 01/97576 A3

- (51) International Patent Classification?: 13/40, 13/28
- G06F 15/78,
- (21) International Application Number: PCT/US01/02919
- (22) International Filing Date: 30 January 2001 (30.01.2001)
- (25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data: 09/590,506


9 June 2000 (09.06.2000) US

- (71) Applicant: CIRRUS LOGIC, INC. [US/US]; P.O. Box 17847, Austin, TX 78760 (US).
- (72) Inventor: KLAAS, Jeff; 2201 Warfield Way, Austin, TX 78728 (US).

- 74) Agents: MURPHY, James, J. et al.; Winstead Sechrest & Minick P.C., P.O. Box 50784, 1201 Main Street, Dallas, TX 75250-0784 (US).
- (81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CR, CU, CZ, DE, DK, DM, DZ, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZW.
- (84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).

[Continued on next page]

(54) Title: A SYSTEM-ON-A-CHIP



(57) Abstract: A system (100) fabricated on a single integrated circuit chip includes a microprocessor (101) operating from a high speed bus (102) and providing overall control of the system. A peripheral bus (103) operates in conjunction with high speed bus (102) through a bus bridge (113). A first set of processing resources operate from high speed bus (102) and include a memory interface (108) for interfacing system (100) with an external memory, a direct memory access engine (105) for controlling the exchange of information between selected ones of the processing resources and the external memory through memory interface (108), and a boot memory (104) for storing boot code for initiating operation of system (100). A second set of processing resources operate from peripheral bus (103) and include an interrupt controller (115) for issuing interrupt requests to microprocessor (101) in response to selected ones of the system processing resources, a set of programmable timers (117) for generating timed interrupt signals, and a phase locked loop (131) for generating timing signals for timing selected operations of system (100).

t

WO 01/97576 A3



Published:

- with international search report
- before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments

(88) Date of publication of the international search report: 10 May 2002

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

PITERNATIONAL SEARCH REPORT

Ir. ational Application No PCT/US 01/02919

A. CLASSI IPC 7	G06F15/78 G06F13/40 G06F13/	28							
According to	o International Patent Classification (IPC) or to both national classific	cation and IPC							
	SEARCHED								
Minimum documentation searched (classification system followed by classification symbols) IPC 7 G06F									
Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched									
	lata base consulted during the international search (name of data ba	ase and, where practical, search terms used	(t						
EPO-Internal									
C. DOCUMENTS CONSIDERED TO BE RELEVANT									
Category °	Citation of document, with indication, where appropriate, of the re-	levant passages	Relevant to claim No.						
X	ALDWORTH P J: "System-on-a-chip architecture for embedded application of the computer design, 1999. (ICCD '99) INTERNATIONAL CONFERENCE ON AUSTIUSA 10-13 OCT. 1999, LOS ALAMITOS USA, IEEE COMPUT. SOC, US, 10 October 1999 (1999-10-10), particle 297-298, XP010360495 ISBN: 0-7695-0406-X the whole document	1-7,9-32							
X Furth	her documents are listed in the continuation of box C.	χ Patent family members are listed	in annex.						
Special ca	tegories of cited documents:	TTE leter degree out out liched after the inte	annetic and filling data						
"A" docume	ent defining the general state of the art which is not	*T* later document published after the inte or priority date and not in conflict with cited to understand the principle or the	the application but						
	lered to be of particular relevance document but published on or after the international	invention							
filing date cannot be considered novel or cannot be considered to									
*L' document which may throw doubts on priority claim(s) or which is ciled to establish the publication date of another citation or other special reason (as specified) *Y' document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the									
O docume	ent referring to an oral disclosure, use, exhibition or means	document is combined with one or mo ments, such combination being obvious	ore other such docu-						
P docume later th	ent published prior to the international filing date but nan the priority date claimed	in the art. *&* document member of the same patent tamily							
Date of the	actual completion of the international search	Date of mailing of the international sea	arch report						
2	7 February 2002	06/03/2002							
Name and n	mailing address of the ISA European Patent Office, P.B. 5818 Patentlaan 2	Authorized officer							
	NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fax: (+31-70) 340-3016	Nielsen, O							

1

P'TERNATIONAL SEARCH REPORT

Ir. ational Application No
PCT/US 01/02919

		PCT/US 01/02919		
	etion) DOCUMENTS CONSIDERED TO BE RELEVANT Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.		
Category *	Citation of document, with indication, where appropriate, of the relevant passages	Helevani to Claim No.		
X	RINCON A M ET AL: "CORE DESIGN AND SYSTEM-ON-A-CHIP INTEGRATION" IEEE DESIGN & TEST OF COMPUTERS, IEEE COMPUTERS SOCIETY. LOS ALAMITOS, US, vol. 14, no. 4, October 1998 (1998-10), pages 26-35, XP002168633 ISSN: 0740-7475 page 28, right-hand column, paragraph 1 - paragraph 3; figure 3	1,7, 10-13, 20,23, 28,29,32		
X	CORDAN B: "AN EFFICIENT BUS ARCHITECTURE FOR SYSTEM-ON-CHIP DESIGN" CUSTOM INTEGRATED CIRCUITS, 1999. PROCEEDINGS OF THE IEEE 1999 SAN DIEGO, CA, USA 16-19 MAY 1999, PISCATAWAY, NJ, USA,IEEE, US, 16 May 1999 (1999-05-16), pages 623-626, XP002168630 ISBN: 0-7803-5443-5 the whole document	1,3,4,7, 9-32		
X	CORDAN B: "EFFECTIVE MEMORY INTERFACING FOR SYSTEM-ON-CHIP DESIGNS" DESIGNCON. PROCEEDINGS OF DESIGNCON, XX, XX, vol. 5, 1 February 1999 (1999-02-01), pages 121-135, XP001009502 page 130, right-hand column -page 131, left-hand column	1-7,9, 11-13, 22,23		
X	GARSIDE J D ET AL: "AMULET3i-an asynchronous system-on-chip" ADVANCED RESEARCH IN ASYNCHRONOUS CIRCUITS AND SYSTEMS, 2000. (ASYNC 2000). PROCEEDINGS. SIXTH INTERNATIONAL SYMPOSIUM ON EILAT, ISRAEL 2-6 APRIL 2000, LOS ALAMITOS, CA, USA, IEEE COMPUT. SOC, US, 2 April 2000 (2000-04-02), pages 162-175, XP010377325 ISBN: 0-7695-0586-4 page 165, left-hand column, paragraph 1-page 171, left-hand column, paragraph 3	1-7,9-32		
A	US 6 026 443 A (KASHYAP PRAKASH ET AL) 15 February 2000 (2000-02-15) abstract	7,8		

1

P'TERNATIONAL SEARCH REPORT

Information on patent family members

in: stional Application No PCT/US 01/02919

				l		01/02919
Patent document cited in search report		Publication date		Patent family member(s)	_	Publication date
US 6026443	Α	15-02-2000	NONE	_		
	,					
	•					